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Abstract
A simple circuit for the presentation of the signals from Multi-gap Resistive Plate
Chambers (MRPCs) to standard existing digitization electronics is described. The
circuit is based on “off-the-shelf” discrete components. An optimization of the values
of specific components is required to match the aspects of the MRPCs for the
given application. This simple circuit is an attractive option for the initial signal
processing for MRPC prototyping and bench- or beam-testing efforts, as well as
for final implementations of small-area Time-of-Flight systems with existing data
acquisition systems.
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1 Introduction
The Time-of-Flight (TOF) systems for the ALICE [1] and STAR [2] exper-
iments are large-area systems based on Multigap Resistive Plate Chambers
(MRPCs). The large channel counts of these systems demand that the front-
end electronics and digitization are done “on-detector.” The electronics for
these systems are based on the NINO chip [3] for the amplification and the
HPTDC chip [4] for the digitization. For smaller TOF systems, as well as
MRPC prototype testing with cosmic rays or at test-beams, simpler front-end
electronics read-out by an existing data acquisition system can be a produc-
tive approach. Such electronics are inexpensive, simple to develop, low power,
and quick and easy to construct out-of-house. An example of such electron-
ics, which properly amplify the very small signals from MRPCs and drive 50
Ω signal cables to the digitizers, is described here. This circuit is based on
readily-available “off-the-shelf” discrete components.
Boards of this type are presently in use as the front-end electronics for the
new PHENIX “TOF-west” system [5], as well as the prototype Muon Telescope
Detector (MTD) [6] in the STAR experiment, both at the Relativistic Heavy-
Ion Collider (RHIC) at Brookhaven National Laboratory (BNL). An earlier
version of this circuit was used for the STAR TOF prototype “TOFr” [7]
in RHIC Run 3 and in a test-beam, as well as presently in the cosmic test
stands used to qualify newly constructed STAR TOF MRPCs at the detector
fabrication sites in China [8].
MRPCs are highly capacitive detectors that produce very small signals (∼10-
20 fC). In order to produce output signals large enough for digitization after
long cables in typical data acquisition systems, significant pre-amplification
and subsequent amplification of the signals is needed. The overall current
gain of these electronics into a 50 Ω load is a factor of ∼500. This large
amount of amplification assumes a careful and complete shielding of external
radio-frequency noise. To achieve this shielding, these electronics exist as two
layers of electronics boards. A “feed-through” (FT) board and a Front-End
Electronics (FEE) board. The FT board bolts to the exterior of the aluminum
gas volume that encloses the MRPCs in a way that insures a low-impedance
connection between the enclosure ground and the electronics ground. The FT
boards thus serve to close the MRPC gas volume as well as complete a Faraday
cage around the MRPCs. The FT boards pass the detector signals to the FEE
boards.
An air gap between the FT and FEE boards insures that the power dissipated
in the FEE board does not radiatively heat the MRPCs inside the gas volume,
which would increase the MRPC noise rates and high voltage currents. The
capacitance of MRPCs is an order of magnitude larger than that for the typical
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industrial applications of the pre-amplifiers used in these electronics. This
requires an optimization of the “matching” of these electronics to the MRPCs.
Also, the feed-back circuitry around the amplifier controls the overall gain
and bandwidth (signal rise-time) and requires an optimization tailored to the
specific application. These optimizations are accomplished via the selection of
the values of specific resistors in the circuit. In practice, prototype versions of
these electronics were constructed and then tested with cosmics or test-beams
using the specific MRPCs for a given application. Different channels of these
prototype boards were configured to use different values for these resistors.
This allowed the collection of the test data needed to optimize these settings.
Once the preferred settings were determined, the final board production was
begun.
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Fig. 1. The components of the present circuit.
The basic circuit of the FEE board is shown in Figure 1. Each FT and FEE
board handles a total of eight MRPC read-out channels. The MRPC signals
are brought from the MRPC pads to the underside (inside the gas volume) of
the FT boards via twisted-pair ribbon cables. “Samtec” connectors [9] were
used to bring the MRPC signals to the inputs of the FEE boards. These “low-
profile” connectors were required due to the very tight integration volume for
the PHENIX TOF-west implementation. The vertical spacing between the top
of the FT board and the underside of the FEE board is 3/16” and is controlled
by threaded hex stand-offs on the 4-40 “PEM stud” threaded posts mounted
on the detector gas volume. These same low-profile connectors were also used
for the STAR MTD prototype.
The MRPC signals enter the FEE boards on the left side of Figure 1. The
input labelled “IN+”(“IN−”) is connected to the side of the MRPC to which
positive(negative) high voltage is applied. This results in negative MRPC sig-
nals at the inputs of the FEE boards. The FEE output signals, which are also
negative, are available at the right side of this figure. Each FEE board has
six planes - two ground planes, two voltage planes, and two routing planes,
although only one routing plane was actually used.
The first components, the resistors R16, R20, and R21, deal with the ex-
tremely reactive behavior of the MRPCs and their twisted pair signal leads
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as a function of the (Fourier) frequency of the input pulses. At “low” frequen-
cies, the input is capacitive, while at “high” frequencies, the input is inductive.
By design, the pre-amplifier used here prefers input capacitances below 1 pF,
which is at least an order of magnitude below that for typical MRPCs. While
these resistors do attenuate the input signals, the desired effect is to make the
MRPC and its twisted pair signal cables appear less reactive at the input to
the pre-amplifier to reduce its instability and ringing. The residual ringing still
due to the internal feedback design of the pre-amplifier was judged acceptable
in these applications as the pulse area (via Analog to Digital Converters in the
digitization system), not its “time over threshold,” is used as the independent
variable for the offline pulse slewing [10] corrections.
The resistors R16, R20, and R21 also properly terminate the twisted-pair sig-
nal cables coming from the MRPCs. As MRPCs are capacitive, the smallest
possible impedance of the signal cabling and the front-end electronics is de-
sirable as it results in the fastest rise-times of the output pulses. Thus, two
twisted-pairs per MRPC read-out channel were used to bring the signals to
the FT boards. Additional details on the optimization of these resistor values
are provided below.
The next component, labelled D3, is the Schottky diode “hsms2822” from
Agilent, which provides the input voltage protection to the rest of the circuit.
Input pulse heights above ∼400 mV are cropped at this height. This effectively
never occurs, as this value is two orders of magnitude higher than the detector
pulse heights.
The detector signal then enters a Maxim 3664 transimpedance amplifier (the
“pre-amplifier”) which converts the current pulse from the detector to a dif-
ferential voltage proportional to the input pulse current. The advantage of the
Maxim 3664 transimpedance pre-amplifier is its much higher and more con-
sistent (±10%) gain compared to that for Monolithic Microwave Integrated
Circuit (MMIC) pre-amplifiers, which were also considered for the present
circuit. The Maxim 3664 reduces the number of stages and the channel-to-
channel gain variations via the feedback design.
A comparison of the gain and linearity of the FEE boards with two different
transimpedance pre-amplifier chips is shown in Figure 2. The horizontal axis is
the pulse height from a pulser. The pulser output is heavily attenuated (∼40
dB) before it is input to the FEE boards. The upward(downward) arrows
indicate the pulse height output from the FEE board when using a Maxim
3760(Maxim 3664) pre-amplifier. The Maxim 3664 results in a higher gain and
an improved linearity versus the input pulse height compared to the Maxim
3760.
The differential voltage from the Maxim 3664 pre-amplifier is then sent to
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Fig. 2. The output versus (attenuated) input pulse height for the
pre-amplifiers used in the prototype and final electronics.
an Analog Devices AD8001ar operational amplifier. This drives the output
signals to be sent over long coaxial cables to the digitizers. The resistors R18
and R22 & R23 are part of the “feedback” network for this amplifier. The
ratio of the values of R18 to R22 & R23 changes the overall output gain, while
the absolute value of the resistor R18 changes the bandwidth (rise-time) of
the output. The shortest achievable output rise-times are clearly of primary
interest for the ultimate timing of the detectors, especially in the presence of
long cables before the digitizers.
The pre-amplifier requires only a positive input voltage, while the amplifier
requires both positive and negative voltages. The rise time of the pulses out of
the amplifier are the fastest when the absolute difference between the positive
and negative voltages is on the order of 10 V. The best results were obtained
by setting the pre-amplifier voltage to +3.8V, and the amplifier voltages to
+3.8V and −7.3V. These bipolar asymmetrical power supplies also minimized
the power dissipation in the voltage regulators (not shown in Figure 1). The
currents drawn per board are approximately 240 mA and 40 mA on the pos-
itive and negative inputs, respectively. In accordance with typical safety re-
quirements at BNL, all power inputs are independently protected with 0.75A
and 0.3A fuses, respectively.
The resistor (10Ω) and capacitor (0.1 µF) pairs R17 & C8, R19 & C10, and
R24 & C14, provide the power supply filtering for the suppression of cross-talk
across read-out channels. The timing cross-talk for these boards was measured
with a pulser and an 8 Gs/s Hewlett-Packard Infinium oscilloscope and was
seen to be less than 10 ps (i.e. lower than experimentally measurable).
Finally, the capacitor C13 “AC-couples” the front-end electronics to the dig-
itization electronics. This eliminates the possible degradations to the perfor-
mance from ground loops in the final implementation of these electronics. The
output is the “MMCX” connector, J6. This connector was chosen because of
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its very small size (and PHENIX’s very tight integration volume). An RG-316
type coaxial cable connects to this location and brings the outputs to the
digitization electronics for the pulse area and timing measurements.
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Fig. 3. The pulse-area distributions for a number of values of the
impedance-matching resistors R16, R20, and R21 obtained with a
PHENIX TOF-west prototype MRPC.
Once the basic circuit was developed, a few prototype boards were built and
delivered. In different channels of these prototype boards, different values of
the initial “impedance matching resistors” R16, R20, and R21 were used. Data
was then collected with the PHENIX TOF-west MRPCs and the resulting
gain of the FEE compared across these test channels. The result is shown in
Figure 3. In the “balanced” configurations, the value of the resistor R16 was
set via 1/R16=1/R20+1/R21, while in the “unbalanced” configurations, the
resistor R16 is removed and this side of the MRPC output (IN-) goes directly
to ground. The labels “1.5:1” and “2:1” denote the attenuation of the MRPC
signal current from the IN+ side of the MRPC, which is given by the ratio
[R20+R21]/R20. On the basis of Figure 3, the “1.5:1 unbalanced” configuration
was chosen, as this resulted in the largest mean-value of the digitized pulse
areas across the various test channels. The resistor values thus chosen for the
final production were R16 = 0, R20 = 174 Ω, and R21 = 75 Ω.
Using an attenuated pulser with a ∼0.3 ns rise-time, the 10%-90% rise-time
of the output signals is 1.35 ns. The “peaking time” is 2 ns.
In summary, a simple circuit based on readily-available discrete components
was developed for MRPC detectors. These boards are simple enough that
they can easily and reliably assembled “out-of-house”. These electronics are
presently in use in the PHENIX TOF-west system and the STAR Muon Tele-
scope Detector prototype. The ultimate timing performance of these systems
following the offline corrections, which will be described elsewhere, met expec-
tations.
6
Acknowledgements
We gratefully acknowledge funding from the US Department of Energy under
Grant numbers DE-FG03-96ER40772 (Rice), DE-FG02-04ER41333 (Vander-
bilt), and BNL LDRD-07-007 (MTD).
References
[1] E Scapparone, J. Phys. G: Nucl. Part. Phys. 34 S725 (2007).
[2] J. Schambach, L. Bridges, G. Eppley, J. Hoffmann, K. Kajimoto, J. Liu,
W.J. Llope, C. Mesa, and T. Nussbaum, IEEE Nuclear Science Symposium
Conference Record, N14-161, 485 (2006).
[3] F. Anghinolfi, P. Jarron, F. Krummenacher, E. Usenko, and M.C.S. Williams,
IEEE Transactions on Nuclear Science 51, 1974 (2004).
[4] M. Mota, J. Christiansen, S. De´bieux, V. Ryjov, P. Moreira, and A. Marchioro,
Proceedings of the 2000 Nuclear Science Symposium and Medical Imaging
Conference, Lyon, 1520 October, 2000.
M. Mota and J. Christiansen, IEEE Journal of Solid-State Circuits 34, 1360
(1999).
[5] http://phenix.vanderbilt.edu/tofw/
[6] Y.J. Sun, C. Li, M. Shao, B. Gui, Y.E. Zhao, H.F. Chen, Z.B. Xu, L.J. Ruan,
G.J. Lin, X. Wang, Y. Wang, Z.B. Tang, G. Eppley, P. Fachini, M. Kohl, J. Liu,
W.J. Llope, R. Majka, T. Nussbaum, E. Ramberg, T. Sakuma, F. Simon, N.
Smirnov, B. Surrow, D. Underwood, Nucl. Inst. and Methods, in press (2008).
http://aps.arxiv.org/ftp/arxiv/papers/0805/0805.2459.pdf
[7] F. Geurts, M. Shao, B. Bonner, H. Chen,X. Dong, G. Eppley,S. Huang, C. Li,J.
Li,W.J. Llope,T. Nussbaum,L. Ruan, J. Roberts, J. Schambach, X. Wang,J.
Wu,Z. Xu, Nucl. Inst. and Methods, Section A 533, 60 (2004).
[8] STAR TOF MRPCs are under construction in China at the University of
Science and Technology (USTC) in Hefei, and Tsinghua University, in Beijing.
[9] The SamTec connectors used were part number TSM-107-01-L-DH-K on the
underside of the FT board, and part numbers TSM-122-01-L-DV and HLE-
122-02-SM-DV-BE between the FT and FEE boards.
[10] T. Sugitake, Nucl. Inst. and Methods, Section A 249, 354 (1986).
7
